Abstract-Electrothermal effects in various through silicon via (TSV) arrays are investigated in this paper. An equivalent lumped-element circuit model of a TSV pair is derived. The temperature-dependent TSV capacitance, silicon substrate capacitance and conductance are examined for low-, medium-, and high-resistivity silicon substrates, respectively. The partial-element equivalent-circuit (PEEC) method is employed for calculating per-unit-length (p.u.l.) resistance, inductance, insertion loss and characteristic impedances of copper and polycrystalline silicon (poly-Si) TSV arrays, and their frequencyand temperature-dependent characteristics are treated rigorously. The modified time-domain finite-element method (TD-FEM), in the presence of a set of periodic differential-mode voltage pulses, is also employed for studying transient electrothermal responses of 4-and 5-TSV arrays made of different materials, with their maximum temperatures and thermal crosstalk characterized thoroughly.
INTRODUCTION
Through silicon via (TSV) technology is now playing more and more important role in the realization of high-density integrated 3-D systems with high functionality and high performance [1, 2] . Much efforts is now being devoted to the development of various fabrication technologies for achieving TSVs with high aspect ratio, low parasitic effect and good reliability [3] .
TSV interconnects are usually made of damascene copper, and their electrical characteristics have been studied by some researchers more recently. For example, lumped-element circuit models of singlelayer TSVs are derived in [2, 4] and [5] , respectively, and some closedform equations are given to determine their parasitic parameters and time delay of the transmitted signal. Slow-wave characteristics of a pair of TSVs used for power delivery in 3-D chip package are examined in [6] , electromagnetic modeling of TSV interconnections using cylindrical modal basis functions is performed in [7] , reduction technique of TSV capacitance is proposed in [8] , with temperature dependent electrical characteristics of TSV interconnects studied in [9] . On the other hand, impact of thermo-mechanical stress on copper TSV reliability is investigated in [10] , and multiphysics characterization of transient electrothermomechanical responses of multi-layered single copper, polycrystalline silicon and tungsten (W) TSVs applied with a periodic voltage pulse is performed in [11] .
Although single TSV geometry is relatively simple, there are still some unsolved fundamental problems associated with high density TSV arrays, such as the derivation of their lumped-element circuit models, and fast extraction of their distributed parameters and characteristic impedances, etc. It is undoubtedly that high density TSV array integration will result in electromagnetic as well as thermal mutual couplings through silicon substrate, which will further degrade the transmitted signal quality and the performance of integrated 3-D systems. An appropriate treatment of self-heating effect among TSV arrays requires overall electrothermal analysis, optimization and management. On the other hand, it should be noticed that tungsten (W), the composite of poly-Si/W, and even carbon nanotube [5] can also be used for fabrication high density TSV arrays, which are different in material properties from that of damascene copper, respectively.
In this paper, our attention is focused on electrothermal effects in high density TSV arrays made of copper, poly-Si or tungsten (W) material, with their distributed parameters, insertion loss, characteristic impedance, transient electrothermal responses and thermal crosstalk all characterized numerically. The organization of this paper is as follows. In Section 2, the geometry of an arbitrary single-layered TSV array is given.
In Section 3, an equivalent lumped-element circuit model of a TSV pair is derived, and the effects of frequency and temperature on the TSV capacitance, substrate capacitance and conductance are examined for low-, medium-, and high-resistivity silicon materials, respectively. In Section 4, partial-element equivalent-circuit (PEEC) method is implemented for calculating distributed parameters, insertion loss and characteristic impedances of some TSV arrays, with both frequency and temperature effects taken into account rigorously. In Section 5, time-domain finite-element method (TD-FEM) is used for getting their transient maximum temperature in the presence of a set of periodic differentialmode voltage pulses, and thermal crosstalk among different TSVs are examined and compared for different cases. Some conclusions are drawn in Section 6.
DESCRIPTION OF HIGH DENSITY TSV ARRAYS
Figures 1(a) and (b) show the top and cross-sectional views of singlelayered TSV array embedded into a silicon substrate characterized by resistivity ρ Si (ρ Si = 1/σ Si ) and thermal conductivity κ Si . It is known that poly-Si enables us to fabricate TSV arrays with higher density, and copper and tungsten are suitable for interconnects with low electrical resistance required [1] . So, without loss any generality, such a TSV array in Fig. 1 can be made of copper, tungsten (W), poly-Si, and even the composite of poly-Si/W, respectively. Here, we neglect the little difference between the top and bottom diameters of the high aspect ratio of TSV (aspect ratio10). The TSV cylinder, denoted by n (th) , is described by the radius r
T , and thermal conductivity κ and t
ox ). On the other hand, it should be pointed out that at each TSV end, one microbump must be introduced additional capacitive coupling among adjacent microbumps.
As the substrate is a p-type bulk silicon, the hole mobility at room temperature is a function of dopant impurity concentration, and given by [12] 
Therefore, the temperature-dependent silicon conductivity is determined by
ELECTROTHERMAL PROPERTIES OF TSV PAIRS
For a TSV pair (N = 2), when r
T , and κ
T , its equivalent lumped-element circuit model can be easily derived [14] , as shown in Fig. 2 , and
where
In Fig. 2 , some explanations are given as follows.
1) The elements R T and L T represent the total resistance and inductance of the single TSV, respectively, and L T includes both self (L s ) and mutual (M 12 ) inductances [15, 16] . 2) The symbols "±" correspond to the cases of differential and common modes guided by the TSV pair, respectively.
Figure 2. The equivalent lumped-element circuit model of a TSV pair consisting of both signal and ground vias.
3) The elements C p1 and C p2 are the capacitances of microbump to microbump at top and bottom ends of the TSVs, respectively, which can be very different from each other for real interconnection. 4) The elements C ox , C d and C Si represent the capacitances of oxide isolation, depletion layer, and silicon substrate, respectively. They can be calculated by
and [5] 
5) The element G Si is the substrate conductance determined by
It should be emphasized that R T , C d , C Si and G Si are all frequency-and temperature-dependent. To calculate R T and L T , a set of closed-form equations proposed in [5] , can be employed. On the other hand, we know that, when the threshold point of the applied voltage of single TSV is reached, the radius r (1) dep will get its maximum r (1) max , and determined by
where V t is the thermal voltage, n i is the intrinsic carrier concentration, and q is the electron charge. Based on [4, 5] and (6), the effects of both applied voltage and operating temperature on the depletion radius r On the other hand, we would like to point out that in the fabrication of a copper TSV, a very thin barrier layer, such as Ta, TaN or TiN, must be introduced between copper and SiO 2 , and its work function (Ta/TaN ∼ 4.25 eV) is different from that of copper (∼ 4.7 eV), which is taken into account in our calculation. With respect to Fig. 3 , some key points are explained as follows.
1) There are three distinct regions including accumulation (V
There is only oxide capacitance C ox in the accumulation region.
As the value of V a exceeds the flatband voltage V F B , depletion capacitance C d appears, which results in the decrease of C T . When the applied voltage V a exceeds the threshold voltage V th in the inversion region, TSV capacitance C T reaches its minimum. 3) Except in the accumulation region, the TSV capacitance C T is sensitive to the variation of temperature. For example, in the inversion region, as temperature rises from 300 to 400 K, it is increased from 0.66 to 0.74 fF/µm. Also, both V F B and V th are sensitive to the variation of temperature.
4) The inset in Fig. 3(a) shows the comparison between our calculated results with the measured ones [9] at different temperatures, where the doping concentration is chosen to be an appropriate value of 3 × 10 15 cm −3 . We would like to say that good agreement is obtained here. 5) At T = 350 K, some comparisons in the value of C T among copper, tungsten (W) and poly-Si TSVs are made in Fig. 3(b) . For the same geometry given, the change in TSV material just shifts the voltages of V F B and V th , and it has little effect on the value of C T . 6) Since the doping concentration N p of poly-Si (10 19 ∼ 10 20 cm −3 ) is much larger than N a (= 1.25 × 10 15 cm −3 ) [18] , the depletion layer thickness in the poly-Si TSV is only about several nanometers, which results in very large poly-Si depletion capacitance, and therefore, the poly-Si depletion effect can be excluded in the calculation of C T . 7) For a copper TSV, as we take oxide charges at the Si/SiO2 interface etc. into account, the threshold voltage will be more negative than that of Q ot = 0 case, where Q ot represents the total oxide charge density [2] .
As temperature varies, the total capacitance C T of copper TSV with V a = 0.15 V is plotted in Fig. 4 for low, medium and high resistivity silicon (LRS, MRS and HRS) substrates, respectively. Two points are explained as follows. 1) At given temperature, the increase in ρ Si (= 1/σ Si ) means that the doping concentration N a is reduced, which causes the increase of r (1) dep and further the decrease of C T . 2) As temperature increases from 300 to 400 K, the value of C T for HRS case is increased slightly, while for LRS it is almost unchanged.
We know that the intrinsic concentration n i is directly proportional to temperature. For HRS case, as temperature increases, the ratio of N a /n i is changed significantly, which further results in the increase of C T . In Fig. 4 , the relative increase ratios in C T for LRS, MRS and HRS substrates are about 1.76, 11.46 and 19.33%, respectively. Figure 5 shows the substrate capacitance C Si and conductance G Si as a function of temperature for different applied voltages, with (3) implemented for our calculation. It is shown that as V a =1.0 V, the value of C Si is reduced from 0.39 to 0.37 fF/µm. As V a = 1.5 V, it is reduced from 0.53 to 0.42 fF/µm. Correspondingly, the value of G Si is reduced from 36.2 to 21.8 S/m and from 48.9 to 25.1 S/m, respectively. On the other hand, it should be noted that smaller diameter of TSV is better for the reduction of its parasitic capacitance as well as substrate conductance.
PARAMETER EXTRACTION OF TSV ARRAYS

Resistance and Inductance
For a TSV array of N ≥ 3, there is no analytical equation for predicting its frequency-and temperature-dependent resistances and inductances; we must look for an appropriate numerical solution for them, in which mutual inductive couplings among all TSVs must be treated rigorously. Therefore, the partial-element equivalent-circuit (PEEC) method [19] is used to handle various TSV array (N ≥ 3). The PEEC method is a numerical approach that meshes metallic TSV arrays into small filaments, and then solves them in a discrete manner. Its implementation for N = 4 case is plotted in Fig. 6 . Some key points in its implementation are briefly summarized as follows.
1) The n (th) -TSV is divided into P (n)
fil filaments, and P (n) fil depends on the operating frequency and accuracy required. The higher the frequency, the larger number of P (n) fil will be. As the radii of all TSVs are different, P (1) fil can be different from P (2) fil , . . . , and P (N ) fil .
2) The current flowing through each TSV is a constant. As indicated in Fig. 6, I (n)
and R According to the Ohm's law, the voltages and currents of all filaments in Fig. 6 can be expressed by 
where {V n } and {I n } represent the voltage and current matrices of the n (th) -TSV, and they are a P
fil , whose element is given by
where R For each TSV in Fig. 6 , we have
. . , and P (n) fil (9a)
where V i and I i are the voltage and current of the TSV in the array, respectively. Inverting (7) and after some mathematical treatments, we can obtain each element in the [Z]-matrix. Further, the series resistance and inductance of the m (th) -TSV are calculated by
It should be emphasized that because the electrical conductivity of silicon substrate is much smaller than that of copper or tungsten (W) materials, the impact of eddy current in silicon substrate on both resistance and inductance is excluded here [20] , and (10a) and (10b) only represent the frequency-and temperature-dependent resistance and inductance of the TSV array itself. pul of copper TSV pair is observable, and the DC case is also plotted for comparison. Based on some numerical experiments, it is found that R (Cu) pul can be predicted by
where α(f ) is the temperature coefficient of copper resistivity. At low frequencies, it is about 0.00370/K, which agrees well that given in [9] . At high frequencies, we have α| f =20 GHz ≈ 0.00237/K and α| f =50 GHz ≈ 0.00161/K approximately. of 4-and 6-TSV arrays at different temperatures, respectively. The parameters used for calculation are the same as in Fig. 7 , and the current flowing direction in each TSV indicated at its center. It is evident that, at a given frequency, the p.u.l. resistance increases significantly with temperature. For example, as temperature increases from 300 to 400 K, the relative increase in R
is about 31.2%.
In particular, at high frequencies, both R of a 4-TSV array made of poly-Si are plotted in Fig. 9 for comparison. Since the electrical conductivity of poly-Si is much smaller than that of copper, at the same frequency, we have R
pul , and it is not sensitive to the variation of frequency from DC to several tens GHz. Similar to (11), we also get
where α ≈ 0.001/K.
Insertion Loss
The transmitted signal quality of a TSV array can be understood by seeing its insertion loss [21, 22] , which is denoted by the magnitude of S 21 -parameter and plotted in Fig. 10 at T = 300 K for LRS, MRS and HRS substrates, respectively, with T = 400 K case for MRS substrate also plotted for comparison.
In Fig 10, we choose r
ox = 0.1 µm, h T = 50 µm, and p (1,2) T = 15 µm. It is observed that, in particular for LRS case, the higher the operating frequency, the more serious of the TSV insertion loss will be. Good agreements are obtained between our results and those of commercial software CST. In CST, the TSVs are excited with lumped ports on their top and bottom surfaces, and the depletion regions are modeled as lossless dielectric, because these regions are depleted with mobile charge carriers [4] . The better flatness of S 21 -parameter can guarantee small jitter of the transmission signal [6] .
Characteristic Impedance
The characteristic impedance of a copper, poly-Si or tungsten TSV array above can be calculated by [22] 
where R pul and L pul are also calculated using the above PEEC method.
The C pul of a square 4-TSV array, as shown in Fig. 11 (a), can be determined by
where Y = G Si +jωC Si , and ω is the angular frequency. For the circular 2N -TSV array ( Fig. 11(b) ), as it is embedded into the high-resistivity silicon substrate with the effect of silicon isolation layer excluded, its quasi-static characteristic impedance can be evaluated by [23] 
T (15) where all TSVs have the same radius and the same pitch between two neighbors. Figure 12 shows the frequency-dependent Re (Z 0 ) of the copper 4-TSV array at T = 400 K for different silicon resistivities, with T =2.5 µm, t (n) ox = 0.1 µm (n = 1, 2, 3 and 4), h T = 0 µm and p T = 10 µm. It is observed that at a given frequency it increases with increasing the silicon resistivity.
TRANSIENT THERMAL RESPONSES OF TSV ARRAYS
Using our developed hybrid time-domain finite element method (TD-FEM) [11, 24, 25] , both thermal responses and mutual coupling effects of some TSV arrays above can be obtained numerically, where the 3-D transient heat conduction equation is described by (16) and all parameters related can be referred in [11] . The applied periodic voltage pulse U P (t) on the TSV array is assumed to be
where T 0 is the pulse period, k = 0, . . . , and n k . For the rectangular pulse case, we have
where t w is the single pulse width, and U 0max is the pulse magnitude. 2) The thicker the silicon oxide layer, the higher temperature of the TSV 1 or 2 is reached, because the thermal conductivity of silicon oxide is much smaller than that of silicon. For both copper TSV 1 and 2, as t In comparison with Fig. 13 , the maximum temperatures of a polySi 4-TSV array are plotted in Fig. 15 . It should be emphasized that, although similar steady-state oscillations of the maximum temperatures are observed, the applied pulse voltage magnitude in Fig. 15 is much higher than that of copper or tungsten TSV array case. Also, they are sensitive to the variation of silicon oxide layer thickness.
Finally, the maximum temperatures of a copper 5-TSV array are plotted in Fig. 16 , with a set of rectangular differential-mode voltage pulses applied on TSV 1 to 5 at the same time, U The maximum temperatures of a copper 5-TSV array with a set of rectangular differential-mode voltage pulses applied on TSV 1 to 5.
CONCLUSION
In this paper, electrothermal effects in various through silicon via (TSV) arrays made of damascene copper, polycrystalline silicon and tungsten are investigated numerically. Based on the equivalent lumped-element circuit model of TSV pair, the TSV capacitance, substrate capacitance and conductance for different temperatures and applied voltages are examined for low-, medium-, and highresistivity silicon substrates, respectively. Further, the partial-element equivalent-circuit (PEEC) method is employed to calculated p.u.l. resistance, inductance and characteristic impedance of some typical copper and polycrystalline silicon TSV arrays, respectively. In the presence of a set of periodic differential-mode voltage pulses, the modified time-domain finite-element method (TD-FEM) is also implemented for predicting transient thermal responses of 4-and 5-TSV arrays made of different materials, and thermal crosstalk or thermal mutual coupling among TSVs are characterized thoroughly. The above study will be useful for further developing high density TSV interconnects with good electromagnetic as well as electrothermal compatibility. Of course, experimental study needs to be carried out so as to validate the above numerical results in detail, and even including mechanical effects on TSV performance, etc.
